ANALOG DEVICES

10 V Precision Voltage Reference

REF01

FEATURES

10 V output, ±0.3% max
Adjustment range, ±3% min
Excellent temperature stability, 8.5 ppm/°C max
Low noise, 30 μV p-p max
Low supply current, 1.4 mA max
Wide input voltage range, 12 V to 40 V
High load driving capability, 10 mA
No external components
Short-circuit proof

GENERAL DESCRIPTION

The REF01 precision voltage reference provides a stable 10 V output that can be adjusted over a 3% range with minimal effect on temperature stability. Single-supply operation over an input voltage range of 12 V to 40 V, a low current drain of 1 mA, and excellent temperature stability are achieved with an improved band gap design. Low cost, low noise, and low power make the REF01 an excellent choice whenever a stable voltage reference is required. Applications include DACs and ADCs, portable instrumentation, and digital voltmeters. Full military temperature range devices with screening to MIL-STD-883 are available. For new designs, refer to ADR01.

PIN CONFIGURATIONS

NC = NO CONNECT. DO NOT CONNECT ANYTHING ON THESE PINS. SOME OF THEM ARE RESERVED FOR FACTORY TESTING PURPOSES.

Figure 1. TO-99 (J Suffix)

NC = NO CONNECT. DO NOT CONNECT ANYTHING ON THESE PINS. SOME OF THEM ARE RESERVED FOR FACTORY TESTING PURPOSES.

Figure 2. 8-Lead PDIP (P-Suffix)
8-Lead CERDIP (Z-Suffix)
8-Lead SOIC (S-Suffix)

OUTPUT RESISTORS

REF01 OPTION	R9	R11	R12
P AND S PACKAGES	18kΩ	4.5kΩ	33.3kΩ
J AND Z PACKAGES, AND 883C PRODUCT	50kΩ	2kΩ	16.7kΩ

Figure 3. Simplified Schematic

REF01

TABLE OF CONTENTS

REVISION HISTORY

SPECIFICATIONS

ELECTRICAL SPECIFICATIONS

@ V_{IN} = 15 V, T_A = 25°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	REF01A/REF01E			REF01H			Unit
			Min	Typ	Max	Min	Typ	Max	
Output Voltage	V_O	I_L = 0 mA	9.97	10.00	10.03	9.95	10.00	10.05	V
Output Adjustment Range	ΔV_{TRIM}	R_P = 10 kΩ	±3.0	±3.3		±3.0	±3.3		%
Output Voltage Noise[1]									
S, Z, P Packages	$e_{n\,p\text{-}p}$	0.1 Hz to 10 Hz		30			30		µV p-p
J, 883 Parts	$e_{n\,p\text{-}p}$	0.1 Hz to 10 Hz		35			35		µV p-p
Line Regulation[2]		V_{IN} = 13 V to 33 V		0.006	0.010		0.006	0.010	%/V
Load Regulation[2]		I_L = 0 mA to 10 mA		0.005	0.008		0.006	0.010	%/mA
Turn-On Settling Time[3]	t_{ON}	To ± 0.1% of final value		5			5		µs
Quiescent Supply Current	I_{SY}	No load		1.0	1.4		1.0	1.4	mA
Load Current	I_L		10			10			mA
Sink Current[4]	I_S		−0.3	−0.5		−0.3	−0.5		mA
Short-Circuit Current	I_{SC}	V_O = 0		30			30		mA

[1] Sample tested.
[2] Line and load regulation specifications include the effect of self-heating.
[3] Guaranteed by design.
[4] During sink current test, the device meets the output voltage specified.

ELECTRICAL SPECIFICATIONS

@ V_{IN} = 15 V, −55°C ≤ T_A ≤ +125°C for REF01A/REF01E, and 0°C ≤ T_A ≤ 70°C for REF01H and I_L = 0 mA, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	REF01A/REF01E			REF01H			Unit
			Min	Typ	Max	Min	Typ	Max	
Output Voltage Change	ΔV_{OT}	0°C ≤ T_A ≤ 70°C		0.02	0.06		0.07	0.17	%
with Temperature[1, 2]		−55°C ≤ T_A ≤ +125°C		0.06	0.15		0.18	0.45	%
Output Voltage	TCV_O			3.0	8.5		10.0	25.0	ppm/°C
Temperature Coefficient[3]									
Change in V_O Temperature		R_P = 10 kΩ		0.7			0.7		ppm/%
Coefficient with Output									
Adjustment									
Line Regulation		0°C ≤ T_A ≤ 70°C		0.007	0.012		0.007	0.012	%/V
(V_{IN} = 13 V to 33 V)[4]		−55°C ≤ T_A ≤ + 125°C		0.009	0.015		0.009	0.015	%/V
Load Regulation		0°C ≤ T_A ≤ 70°C		0.006	0.010		0.007	0.012	%/mA
(I_L = 0 mA to 8 mA)[4]		−55°C ≤ T_A ≤ + 125°C		0.007	0.012		0.009	0.015	%/mA

[1] ΔV_{OT} is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 10 V:

$$\Delta V_{OT} = \left| \frac{V_{MAX} - V_{MIN}}{10V} \right| \times 100$$

[2] ΔV_{OT} specification applies trimmed to 10,000 V or untrimmed.
[3] TCV_O is defined as ΔVar divided by the temperature range, therefore

$$TCV_O\left(0°C\ to+70°C\right) = \frac{\Delta V_{OT}\left(0°C\ to+70°C\right)}{70°C} \text{ and } TCV_O\left(-55°C\ to+125°C\right) = \frac{\Delta V_{OT}\left(-55°C\ to+125°C\right)}{180°C}$$

[4] Line and load regulation specifications include the effect of self-heating.

REF01

ELECTRICAL SPECIFICATIONS

@ V_{IN} = 15 V, T_A = 25°C, unless otherwise noted.

Table 3.

Parameter	Symbol	Conditions	REF01C Min	REF01C Typ	REF01C Max	Unit
Output Voltage	V_O	I_L = 0 mA	9.90	10.00	10.10	V
Output Adjustment Range	ΔV_{TRIM}	R_P = 10 kΩ	±2.7	±3.3		%
Output Voltage Noise[1]						
S, Z, P Packages	$e_{n\,p\text{-}p}$	0.1 Hz to 10 Hz		30		μV p-p
J, 883 Parts	$e_{n\,p\text{-}p}$	0.1 Hz to 10 Hz		35		μV p-p
Line Regulation[2]		V_{IN} = 13 V to 33 V		0.009	0.015	%/V
Load Regulation[2]		I_L = 0 mA to 8 mA		0.006	0.015	%/mA
Turn-On Settling Time[3]	t_{ON}	To ±0.1% of final value		5		μs
Quiescent Supply Current	I_{SY}	No load		1.0	1.6	mA
Load Current	I_L		8			mA
Sink Current[4]	I_S		−0.3	−0.5		mA
Short-Circuit Current	I_{SC}	V_O = 0		30		mA

[1] Sample tested.
[2] Line and load regulation specifications include the effect of self-heating.
[3] Guaranteed by design.
[4] During sink current test, the device meets the output voltage specified.

ELECTRICAL SPECIFICATIONS

@ V_{IN} = 15 V, 0°C ≤ T_A ≤ +70°C for REF01CJ, REF01CZ, and −40°C ≤ T_A ≤ +85°C for REF01CP and REF01CS, unless otherwise noted.

Table 4.

Parameter	Symbol	Conditions	REF01C Min	REF01C Typ	REF01C Max	Unit
Output Voltage Change with Temperature[1,2]	ΔV_{OT}			0.14	0.45	%
Output Voltage Temperature Coefficient[3]	TCV_O			20	65	ppm/°C
Change in V_O Temperature Coefficient with Output Adjustment		R_P = 10 kΩ		0.7		ppm/°C
Line Regulation[4]		V_{IN} = 13 V to 30 V		0.011	0.018	%/V
Load Regulation[4]		I_L = 0 to 5 mV		0.008	0.018	%/mA

[1] ΔV_{OT} is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 10 V:

$$\Delta V_{OT} = \left| \frac{V_{MAX} - V_{MIN}}{10\,V} \right| \times 100$$

[2] ΔV_{OT} specification applies trimmed to +10,000 V or untrimmed.
[3] TCV_O is defined as ΔVar divided by the temperature range, therefore

$$TCV_O\left(0°C \ to + 70°C\right) = \frac{\Delta V_{OT}\left(0°C \ to + 70°C\right)}{70°C} \ \text{and} \ TCV_O\left(-55°C \ to + 125°C\right) = \frac{\Delta V_{OT}\left(-55°C \ to + 125°C\right)}{180°C}$$

[4] Line and load regulation specifications include the effect of self-heating.

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Input Voltage	40 V
Output Short-Circuit Duration (to Ground or V_{IN})	Indefinite
Storage Temperature Range	
J, S, and Z Packages	−65°C to +150°C
P Package	−65°C to +125°C
Operating Temperature Range	
REF01A	−55°C to +125°C
REF01CJ	0°C to 70°C
REF01CP, REF01CS, REF01E, REF01H	−40°C to +85°C
Junction Temperature (T_J)	−65°C to +150°C
Lead Temperature (Soldering @ 60 sec)	300°C

Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6. Package Thermal Resistance

Package Type	θ_{JA}[1]	θ_{JC}	Unit
TO-99 (J)	170	24	°C/W
8-Lead CERDIP (Z)	162	26	°C/W
8-Lead PDIP (P)	110	50	°C/W
8-Pin SOIC (S)	160	44	°C/W

[1] θ_{JA} is specified for worst-case mounting conditions, that is, θ_{JA} is specified for device in socket for TO, CERDIP, and PDIP packages; θ_{JA} is specified for device soldered to printed circuit board for SOIC package.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING!

ESD SENSITIVE DEVICE

REF01

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 4. Line Regulation vs. Frequency

Figure 5. Output Wideband Noise vs. Bandwidth
(0.1 Hz to Frequency Indicated)

Figure 6. Output Change due to Thermal Shock

Figure 7. Maximum Load Current vs. Input Voltage

Figure 8. Normalized Load Regulation (ΔI_L = 10 mA) vs. Temperature

Figure 9. Normalized Line Regulation vs. Temperature

Figure 10. Maximum Load Current vs. Temperature

Figure 11. Quiescent Current vs. Temperature

APPLICATIONS

15V
2
V_{IN}

REF01

V_O 6 — OUTPUT

TRIM 5 — 10kΩ

GND
4

00373-F-004

Figure 12. Output Adjustment

The REF01 trim terminal can be used to adjust the output voltage over a 10 V ± 300 mV range. This feature lets the system designer trim system errors by setting the reference to a voltage other than 10 V. The output also can be set exactly to 10.000 V or to 10.240 V for binary applications.

Adjustment of the output does not significantly affect the temperature performance of the device. The temperature coefficient change is approximately 0.7 ppm/°C for 100 mV of output adjustment.

+18V

V_{IN}

REF01

GND

−18V

00373-F-005

Figure 13. Burn-In Circuit

+15V

2
V_{IN} V_O 6

5kΩ

0.1μF

REF01

5

GND
4

5kΩ

+15V

10kΩ

MSB   LSB
B1 B2 B3 B4 B5 B6 B7 B8

DAC08

4 $\overline{I_O}$

$V+$ $V-$ C_C I_O 2
             V_{LC}

+15V −15V

5kΩ

+15V

OP02

−
+

5kΩ

E_O

−15V

00373-F-014

	B1	B2	B3	B4	B5	B6	B7	B8	E
POS. FULL SCALE −1LSB	1	1	1	1	1	1	1	1	+4.960
ZERO SCALE	1	0	0	0	0	0	0	0	0.000
NEG. FULL SCALE +1LSB	0	0	0	0	0	0	0	1	−4.960
NEG. FULL SCALE	0	0	0	0	0	0	0	0	−5.000

Figure 14. Burn-In Circuit

1.1mA

2
V_{IN} V_O 6 — +

9V
0.1μF
9V

REF01

TRIM 5 — 100kΩ 10V

GND
4

−

00373-F-015

Figure 15. Precision Calibration Standard

15V
2
V_{IN}

VOLTAGE COMPLIANCE: −25V TO +3V

V_O 6

REF01

TRIM 5 — R

$I_{OUT} = \dfrac{10V}{R} + 1mA$

GND
4

I_{OUT}

00373-F-016

Figure 16. Current Source

+15V
2

0.1μF

V_{IN} V_O 6

REF01

GND TRIM
4   5

14

0.01μF
C_C

5kΩ 16   3   13

5kΩ 15

−15V +15V

3.9MΩ

DAC08

$\overline{I_O}$ 2

I_O 4

ANALOG
INPUT
0V TO +10V +15V

5kΩ

3 8
− **CMP01C** 7
2 + 1   4

1kΩ

−15V

B1
B2
B3
B4
B5
B6
B7
B8

5 6 7 8 9 10 11 12

14 13 12 11 6 5 4 3   7

SERIAL
OUTPUT 1

START 10

**AM2592
SUCCESSIVE-
APPROXIMATION
REGISTER**

CONNECT START TO
CONVERSION COMPLETE
FOR CONTINUOUS
CONVERSION

CONVERSION
COMPLETE 2

TTL CLOCK
INPUT 2.25MHz 9

00373-F-017

Figure 17. DAC Reference

Figure 18. ±10 V Reference

VOLTAGE COMPLIANCE: −3V TO +25V

$$I_{OUT} = \frac{10V}{R} + 1mA$$

Figure 19. Current Sink

PRECISION CURRENT SOURCE

A current source with 25 V output compliance and excellent output impedance can be obtained using this circuit. REF01 keeps the line voltage and power dissipation constant in the device; the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical 3 μV/V PSRR of the OP02E creates an 8 ppm change (3 μV/V × 25 V/10 V) in output current over a 25 V range. For example, a 10 mA current source can be built (R = 1 kΩ) with 300 MΩ output impedance.

$$R_O = \frac{25\ V}{8 \times 10^{-6} \times 10\ mA}$$

Figure 20. Precision Current Source

SUPPLY BYPASSING

For best results, it is recommended that the power supply pin is bypassed with a 0.1 μF disc ceramic capacitor.

REFERENCE STACK WITH EXCELLENT LINE REGULATION

Three REF01s can be stacked to yield 10.000 V, 20.000 V, and 30.000 V outputs. An additional advantage is near-perfect line regulation of the 10.0 V and 20.0 V output. A 32 V to 60 V input change produces an output change that is less than the noise voltage of the devices. A load bypass resistor (R_B) provides a path for the supply current (I_{SY}) of the 20.000 V regulator.

In general, any number of REF01s can be stacked this way. For example, 10 devices will yield outputs of 10 V, 20 V, 30 V . . . 100 V. The line voltage can change from 105 V to 130 V. However, care must be taken to ensure that the total load currents do not exceed the maximum usable current (typically 21 mA).

Figure 21. Reference Stack

OUTLINE DIMENSIONS

0.005 (0.13) MIN   0.055 (1.40) MAX

0.310 (7.87)
0.220 (5.59)

PIN 1

0.100 (2.54) BSC

0.405 (10.29) MAX

0.060 (1.52)
0.015 (0.38)

0.200 (5.08) MAX

0.200 (5.08)
0.125 (3.18)

0.150 (3.81) MIN

0.023 (0.58)
0.014 (0.36)

0.070 (1.78)
0.030 (0.76)

SEATING PLANE

0.320 (8.13)
0.290 (7.37)

15°
0°

0.015 (0.38)
0.008 (0.20)

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 22. 8-Lead Ceramic Dual In- Line Package [CERDIP]
(Q-8)
Z-Suffix

5.00 (0.1968)
4.80 (0.1890)

4.00 (0.1574)
3.80 (0.1497)

6.20 (0.2440)
5.80 (0.2284)

1.27 (0.0500) BSC

1.75 (0.0688)
1.35 (0.0532)

0.25 (0.0098)
0.10 (0.0040)

COPLANARITY 0.10

SEATING PLANE

0.51 (0.0201)
0.31 (0.0122)

0.50 (0.0196)
0.25 (0.0099) × 45°

8°
0°

0.25 (0.0098)
0.17 (0.0067)

1.27 (0.0500)
0.40 (0.0157)

COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 23. 8-Lead Standard Small Outline Package [SOIC]
Narrow Body
(R-8)
S-Suffix

REFERENCE PLANE

0.5000 (12.70) MIN

0.1850 (4.70)
0.1650 (4.19)

0.2500 (6.35) MIN

0.0500 (1.27) MAX

0.1000 (2.54) BSC

0.1600 (4.06)
0.1400 (3.56)

0.3700 (9.40)
0.3350 (8.51)
0.3050 (7.75)

0.2000 (5.08) BSC

0.0450 (1.14)
0.0270 (0.69)

0.0190 (0.48)
0.0160 (0.41)

0.1000 (2.54) BSC

0.0400 (1.02) MAX

0.0210 (0.53)
0.0160 (0.41)

0.0340 (0.86)
0.0280 (0.71)

0.0400 (1.02)
0.0100 (0.25)

BASE & SEATING PLANE

45° BSC

COMPLIANT TO JEDEC STANDARDS MO-002-AK
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 8-Lead Metal Header [TO-99]
(H-08)
J-Suffix

0.400 (10.16)
0.365 (9.27)
0.355 (9.02)

0.280 (7.11)
0.250 (6.35)
0.240 (6.10)

PIN 1

0.100 (2.54) BSC

0.210 (5.33) MAX

0.150 (3.81)
0.130 (3.30)
0.115 (2.92)

0.015 (0.38) MIN

SEATING PLANE

0.022 (0.56)
0.018 (0.46)
0.014 (0.36)

0.070 (1.78)
0.060 (1.52)
0.045 (1.14)

0.005 (0.13) MIN

0.325 (8.26)
0.310 (7.87)
0.300 (7.62)

0.060 (1.52) MAX

0.195 (4.95)
0.130 (3.30)
0.115 (2.92)

0.015 (0.38) GAUGE PLANE

0.014 (0.36)
0.010 (0.25)
0.008 (0.20)

0.430 (10.92) MAX

COMPLIANT TO JEDEC STANDARDS MS-001-BA
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 25. 8-Lead Plastic Dual In-Line Package [PDIP]
Narrow Body
(N-8)
P-Suffix

ORDERING GUIDE

Burn-in is available on commercial and industrial temperature range parts in CERDIP, PDIP, and TO-can packages.

Model	$T_A = 25° C$ ΔV_{OS} Max (mV)	Operating Temperature Range (°C)	Package Description	Package Option
REF01EJ	± 30	−40 to +85	TO-99	J-8
REF01CJ	± 100	0 to 70	TO-99	J-8
REF01EZ	± 30	−40 to +85	CERDIP	Z-8
REF01HZ	± 50	−40 to +85	CERDIP	Z-8
REF01AZ/883C	± 30	−55 to +125	CERDIP	Z-8
REF01CP	± 100	−40 to +85	PDIP	P-8
REF01CPZ[1]	± 100	−40 to +85	PDIP	P-8
REF01HPZ[1]	± 50	−40 to +85	PDIP	P-8
REF01HP	± 50	−40 to +85	PDIP	P-8
REF01HS[2]	± 50	−40 to +85	SOIC	R-8
REF01HS-REEL	± 50	−40 to +85	SOIC	R-8
REF01HSZ[1]	± 50	−40 to +85	SOIC	R-8
REF01HSZ-REEL[1]	± 50	−40 to +85	SOIC	R-8
REF01CS[2]	± 100	−40 to +85	SOIC	R-8
REF01CS-REEL	± 100	−40 to +85	SOIC	R-8
REF01CS-REEL7	± 100	−40 to +85	SOIC	R-8
REF01CSZ-REEL[1]	± 100	−40 to +85	SOIC	R-8
REF01CSZ-REEL7[1]	± 100	−40 to +85	SOIC	R-8
REF01CSZ	± 100	−40 to +85	SOIC	R-8
REF01AJ/883C[2]	± 30	−55 to +125	TO-99	J-8

[1] Z = Pb-free part.
[2] For availability and burn-in information on SOIC packages, contact your local sales office.

www.analog.com